English
Search IP
Latest News
Today on Design-Reuse.com
Creonic GmbH, the leading provider of cutting-edge communications IP cores, announces valuable enhancements to the DVB-S2X IP core portfolio, specifically ... Read
VeriSilicon (688521.SH) today announced the launch of its latest Vitality architecture Graphics Processing Unit (GPU) IP series, designed to deliver high-performance ... Read
Crypto Quantique adds TRNG to its quantum-derived, side-channel protected PUF hardware IP ...
Crypto Quantique, a provider of quantum-driven security for the Internet of Things (IoT), has boosted the functionality of its semiconductor hardware ... Read
Partner Highlight
The ARM versus Qualcomm court hearing began Monday with opening statements as the licensor-licensee partners argue over Qualcomm’s right to use acquired ... Read
Further to sureCore’s recent announcement about its launch of a range of cryogenic IP following the successful evaluation of test chips in both 180 ... Read
Industry Expert Blogs
Cadence Blog Vishnu Teja S, Cadence
Weebit Nano Blog Eran Briman, Weebitnano
Jon Ames, Ron Lowman (Synopsys)
Cadence Blog Cadence
FAT32 IP Soft Core for NVMe
14 bit digital output CMOS voltage, temperature sensor
1.6T Ultra Ethernet IP Solution with PHY, Controller and Verification ...
MIPI SPMI Host Controller
24-bit 1-channel 44.1 to 48kSPS delta-sigma ADC
DRBG IP Core
Single Port SRAM Compiler with Low Power Retention Mode and ...
MIPI D-PHY Universal IP in UMC 28HPC+
Low Dropout (LDO) Capless Regulator
Camera Demosaicing IP
Scalable, On-Die Voltage Regulation for High Current Applications ...
Ultra Compact Ethernet TSN End Station Controller IP for Automotive ...
eMMC LDPC Encoder/Decoder
WDT Verification IP
Simulation VIP for AMBA LTI
UCIe Verification IP
BoW Verification IP
Processor Development ToolsetIndustry Articles
-
Quantum Readiness Considerations for Suppliers and Manufacturers
Graeme Hickey
PQShield -
A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
AsicNorth
-
Early Interactive Short Isolation for Faster SoC Verification
Ritu Walia
Siemens -
The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
PUF Security
-
Advanced Packaging and Chiplets Can Be for Everyone
Boris Chau
Faraday Technology Corporation -
Timing Optimization Technique Using Useful Skew in 5nm Technology Node
Samir Shaikh
eInfochips -
Streamlining SoC Design with IDS-Integrate™
Agnisys
-
Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
Enrique Martinez
EnSilica
